Senior Design Automation Engineer - Front End Design Verification job opportunity at Altera Corporation.

Home Jobs In United States Of America Tag: Job Senior Design Automation Engineer - Front End Design Verification position at Altera Corporation


DatePosted 30+ Days Ago bot
Altera Corporation Senior Design Automation Engineer - Front End Design Verification
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation San Jose, California, United States, United States Of America
loacation San Jose, Cali..........United States Of America

Job Details: Job Description: About Altera Altera is at the forefront of enabling the future of advanced semiconductor solutions. We specialize in delivering world-class programmable logic devices, embedded systems, and high-performance accelerators that power cutting-edge applications across telecommunications, data centers, aerospace, and emerging AI workloads. Our culture thrives on innovation, collaboration, and excellence — empowering talented engineers to design breakthrough technologies that shape tomorrow. Join us in our journey to becoming the world’s #1 FPGA company! About the Role Altera is seeking a Senior Design Automation Engineer to join our Design Methodology, Automation and Infrastructure Team.  This team is responsible for building and maintaining the core automation infrastructure that supports Altera’s FPGA design flows—from RTL to GDSII. In this role, you will play a critical part in scaling our internal design productivity, delivering highly automated, reliable, and efficient flow systems that accelerate development cycles for next-generation FPGA products.   Key Responsibilities of the Senior Design Automation Engineer include but are not limited to: Develop, deploy, and support advanced design automation flows and methodologies for digital semiconductor design. Create scripts, tooling customizations, and automation frameworks leveraging AI-driven tools and systems to streamline complex design processes. Evaluate, integrate, and enhance EDA tools to improve design productivity, efficiency, and quality across the organization. Automate repetitive design tasks, delivering solutions that are robust, scalable, maintainable, and aligned with long-term architecture. Collaborate with design and verification teams to identify workflow bottlenecks and implement impactful process improvements. Drive continuous improvement in design automation infrastructure, methodologies, and best practices. Work closely with internal teams and external EDA vendors to resolve tool issues, influence roadmaps, and adopt new capabilities. Salary Range   The pay range below is for Bay Area California only. Actual salary may vary based on   a number of   factors including job location, job-related knowledge, skills, experiences,   trainings , etc. We also offer incentive opportunities that reward employees based on individual and company performance.    $178,900 - $259,000   USD     We use artificial intelligence to screen, assess, or select applicants for the position.   Applicants must be eligible for any required U.S. export authorizations .   Qualifications: Minimum Qualifications: Bachelor’s or Master’s Degree in Computer Science, Electrical Engineering, or related field with 8+ years of relevant industry experience, including: Hands-on experience with Front End RTL and or Design Verification EDA tools and FPGA/ASIC design flows (e.g.,VCS, Xcelium, SpyGlass). Experience utilizing AI/ML-driven features within commercial EDA tools and/or building data pipelines and training systems to support learning-based design automation. Proficiency in Unix/Linux environments and scripting/programming languages such as Python, Tcl, and Shell. Experience building flow automation tools and integrating them into complex design pipelines. Ability to collaborate with cross-functional teams and translate user requirements into scalable solutions. Preferred Qualifications: 10+ years of relevant industry experience with Design Automation tools Experience with Front End Pre-Silicon design verification flows Familiarity with advanced features of EDA tools like Lint/CDC/RDC etc., Strong communication and collaboration skills, with the ability to partner across design and CAD/EDA teams. Prior experience in large-scale SoC or IP development environments. Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer (Test Program Development) Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of AI Engineering for Manufacturing/Quality Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager - IT Financial Systems Applicants are expected to have a solid experience in handling Job related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Debug and Validation Tools Lead Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks
Hardware SOC Functional Safety Engineer (FSE) Applicants are expected to have a solid experience in handling Job related tasks
Principal Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Logistics Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
Penang FP&A Leader Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Compiler Timing Engine Software Manager Applicants are expected to have a solid experience in handling Job related tasks
Full Chip Timing Modeling and Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks