Principal Logic Design Engineer job opportunity at Altera Corporation.

Home Jobs In India Tag: Job Principal Logic Design Engineer position at Altera Corporation


DatePosted 30+ Days Ago bot
Altera Corporation Principal Logic Design Engineer
Experience: 15-years
Pattern: Remote
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation New Delhi, India (Remote), India
loacation New Delhi, Ind..........India

Job Details: Job Description: Altera, a leader in programmable solutions from cloud to edge, delivers cutting-edge FPGA, CPLD, and IP technologies. We are driving innovation in high-speed connectivity, AI acceleration, and next-generation data infrastructure. Our mission is to empower engineers to design and deploy advanced systems with unmatched flexibility and performance. We are seeking a talented Logic Design Engineer to develop and optimize mixed-signal and high-speed IPs for integration into full-chip designs. Key Responsibilities: 1. Participate in design development tasks throughout the IP development flow. 2. Develops the logic design, register transfer level (RTL) coding, and simulation for an IP. 3. Develops the logic design, register transfer level (RTL) coding, and simulation for an IP required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs. 4. Applies various strategies, tools, and methods to write RTL and optimize the logic to quality the design to meet the IP release requirement. 5. Involve in design example creation, simulation example creation, IP integration and release process. 6. Involve in IP design example brings up on hardware, hardware verification and failure debugging. Qualifications: 1. 15+ years' experience with bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field. 2. Experience in System Verilog, VCS/Synopsys simulators, Lint and Synthesis 3. Experience in programming with C/C++/Perl/Python/TCL/Unix Shell script 4. Experience in FPGA design and programming is a plus. 5. Experience in RTL validation is a plus. 6. Ability to work with different teams, good communication and problem-solving skills. Job Type: Regular Shift: Shift 1 (India) Primary Location: New Delhi, India (Remote) Additional Locations: Bengaluru, Karnataka, India Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer (Test Program Development) Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of AI Engineering for Manufacturing/Quality Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager - IT Financial Systems Applicants are expected to have a solid experience in handling Job related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Debug and Validation Tools Lead Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks
Hardware SOC Functional Safety Engineer (FSE) Applicants are expected to have a solid experience in handling Job related tasks
Principal Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Logistics Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
Penang FP&A Leader Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Compiler Timing Engine Software Manager Applicants are expected to have a solid experience in handling Job related tasks
Full Chip Timing Modeling and Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks