Senior Hardware/Software ML Inference IP and Compiler Developer job opportunity at Altera Corporation.



DatePosted 30+ Days Ago bot
Altera Corporation Senior Hardware/Software ML Inference IP and Compiler Developer
Experience: 10-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Toronto, Ontario, Canada, Canada
loacation Toronto, Ontar..........Canada

Job Details: Job Description: Altera is one of the world’s leading providers of programmable logic solutions. With a renewed focus on agility and hardware‑accelerated innovation, Altera is redefining the future of computing through flexible, high‑performance FPGA technology. Our products power next‑generation cloud, networking, and edge systems— and we’re expanding our FPGA AI Suite team to help build the hardware foundation that makes it all possible. As a Senior Hardware/Software ML Inference IP and Compiler Developer   , you bring deep experience in hardware design , FPGA development, and machine learning inference. You think first in terms of hardware execution , understanding how dataflows, memory architectures, and compute structures shape ML performance. You’re equally comfortable bridging into software and compiler design to ensure the hardware is fully utilized and co‑optimized. You thrive on architectural exploration—evaluating trade‑offs, defending design decisions, and shaping the next generation of ML inference IP for FPGAs. You enjoy working hands‑on with soft IP, hardware pipelines, and FPGA toolflows, and you’re energized by the challenge of mapping ML workloads efficiently onto programmable logic. You collaborate naturally in a small, high‑impact team located in the heart of Toronto at Bloor and Avenue. Our compensation is designed to reflect the Canadian labour market and compensation will scale with experience . The actual salary offered may vary based on several factors, including the position’s location, as well as the candidate’s experience, skills, training, and job-specific knowledge. In addition to base salary, we offer performance-based incentive opportunities that reward both individual contributions and overall company success.​  Estimated Salary Range: $139.0k – $201.2k CAD​  We use artificial intelligence to screen, assess, or select applicants for the position.​ This posting is for an existing vacancy.​ Canadian work experience is not required for this role.  Qualifications: Minimum Qualifications Bachelor’s Degree or higher in Electrical Engineering or a related field. 10+ years of industry experience spanning hardware development including hands-on experience at the level of synthesizable RTL , software development, and ML inference implementation. Strong understanding of hardware architectures, dataflow design, and the fundamentals of ML inference acceleration. Experience with FPGAs and developing soft IP for programmable logic (ideal candidate). Job Type: Regular Shift: Shift 1 (Canada) Primary Location: Toronto, Ontario, Canada Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer (Test Program Development) Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of AI Engineering for Manufacturing/Quality Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager - IT Financial Systems Applicants are expected to have a solid experience in handling Job related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Debug and Validation Tools Lead Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Low Power Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks
Hardware SOC Functional Safety Engineer (FSE) Applicants are expected to have a solid experience in handling Job related tasks
Principal Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Logistics Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
Penang FP&A Leader Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Compiler Timing Engine Software Manager Applicants are expected to have a solid experience in handling Job related tasks
Full Chip Timing Modeling and Integration Engineer Applicants are expected to have a solid experience in handling Job related tasks