Validation Engineering IP Program Manager, Principal job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Principal Validation Engineering IP Program Manager, Principal position at Marvell Technology, Inc.


DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Validation Engineering IP Program Manager, Principal
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Principal

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Validation Engineering IP program Manager will be part of Central Engineering’s program management team responsible for the IP development and Validation and delivery for Marvell’s products and custom silicon businesses, giving the opportunity to contribute to the successes of numerous Marvell programs. What You Can Expect The successful candidate will understand the SoC IP needs and develop plans to deliver and support the Validation Program Management and IP Program Management from conception through to program Mass Production Release (MPR).  The successful candidate will have both depth and breadth in the related IP engineering that involve cross functional organizations, in the forms of analog, logic, design for test, layout, timing, validation, PnR, etc.  Good understanding of technologies and IP development process and methodology are required. Excellent interpersonal skills and communication skills are a must.  Overall responsibility for program management of IP development & Validation and delivery to Marvell product business units  Drive closure of IP specs & requirements  Demonstrated strong cross-functional leadership to chair weekly cross functional meetings assessing status, milestones, and completeness of plans with regular program updates to Marvell Executive stakeholders  Support Marvell’s Program Management Processes  Matrixed leadership of engineering managers distributed across the engineering organization IP Silicon validation responsibility is required Execute lessons learned, risk management, and enforce agreed to processes  Responsibility for the successful outcome of IP development & delivery  What We're Looking For BS in Electrical Engineering with MSEE preferred  Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience, OR Master’s degree and/or PhD in Computer Science, Electrical Engineering, or related fields with 5 -10 years of experience.  6+ years of experience as an Engineering Project Manager in the Semiconductor industry preferred  6+ years of experience as a mixed signal IP designer Preferred experience as a mixed signal design manager. Knowledge of SoC/IC design flow for advanced process technologies and process flows and methodologies in Silicon Development     Excellent verbal and written communication and presentation skills     Demonstrated ability to partner with technical managers to drive projects to completion        Demonstrated effective partnerships and relationships with key stakeholders    Excellent leadership skills   Must have a broad background in ASIC or other Microelectronics semiconductor product development  Expected Base Pay Range (USD) 163,940 - 245,600, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AP1

Other Ai Matches

Principal Engineer - Memory Compiler Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
Staff Test Engineer (Optical Module) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Engineer, Package Engineering Applicants are expected to have a solid experience in handling Package Engineering related tasks
Principal Digital IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design for Test Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Physical Verification CAD engineer - EDA Tools Applicants are expected to have a solid experience in handling Job related tasks
Analog Mixed Signal Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Staff Engineer- Firmware Development (HDD) Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
AI Developer Platforms (Security) Applicants are expected to have a solid experience in handling Job related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Reliability Applicants are expected to have a solid experience in handling Reliability related tasks
Senior Business Operations Analyst - Finance, Data Analytics, Costing and Pricing Applicants are expected to have a solid experience in handling Data Analytics, Costing and Pricing related tasks
Package Engineering Intern - Ph. D Degree Applicants are expected to have a solid experience in handling Job related tasks
Hyperscale Global Account Manager Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Photonics Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Product Manager/Product Line Manager - Custom Silicon Solutions / ASIC / System Management and Security Applicants are expected to have a solid experience in handling Job related tasks
Senior Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe Applicants are expected to have a solid experience in handling Job related tasks
Logic design Eng Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks