Principle Verification Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Israel Tag: Job Principle Verification Engineer position at Marvell Technology, Inc.


DatePosted 30+ Days Ago bot
Marvell Technology, Inc. Principle Verification Engineer
Experience: 7-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation IL - Petah Tikva, Israel
loacation IL - Petah Tik..........Israel

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell is shaping the future of data communication in the AI and cloud era—and we’re looking for talented engineers to join us. As a senior verification engineer in our Switch IP group, you’ll play a key role in building the world’s most advanced networking silicon for next-generation data centers and AI infrastructure. Our unique collaborative model combines design and verification in one team, empowering you to contribute across the development cycle—from building reference models to working closely with architecture, firmware, and post-silicon teams. What You Can Expect Drive functional verification of complex networking blocks using UVM/SystemVerilog. Develop and maintain advanced verification components and testbenches. Collaborate with cross-functional teams, including architecture, design, firmware, and post-silicon. Contribute to methodology and infrastructure improvements in a dynamic and innovative environment. What We're Looking For B.Sc. or M.Sc. in Electrical/Computer Engineering 7+ years of hands-on experience in ASIC/RTL verification Strong background in SystemVerilog and UVM methodology Deep understanding of coverage-driven verification, object-oriented programming, and constrained random testing Excellent problem-solving skills and self-learning ability Strong interpersonal skills and a team-first mindset Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AO1

Other Ai Matches

Principal Engineer - Memory Compiler Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
Staff Test Engineer (Optical Module) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Engineer, Package Engineering Applicants are expected to have a solid experience in handling Package Engineering related tasks
Principal Digital IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design for Test Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Physical Verification CAD engineer - EDA Tools Applicants are expected to have a solid experience in handling Job related tasks
Analog Mixed Signal Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Staff Engineer- Firmware Development (HDD) Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
AI Developer Platforms (Security) Applicants are expected to have a solid experience in handling Job related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Reliability Applicants are expected to have a solid experience in handling Reliability related tasks
Senior Business Operations Analyst - Finance, Data Analytics, Costing and Pricing Applicants are expected to have a solid experience in handling Data Analytics, Costing and Pricing related tasks
Package Engineering Intern - Ph. D Degree Applicants are expected to have a solid experience in handling Job related tasks
Hyperscale Global Account Manager Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Photonics Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Product Manager/Product Line Manager - Custom Silicon Solutions / ASIC / System Management and Security Applicants are expected to have a solid experience in handling Job related tasks
Senior Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe Applicants are expected to have a solid experience in handling Job related tasks
Logic design Eng Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks