Next-Gen AI Systems & Infrastructure Research Intern - PhD job opportunity at Marvell Technology, Inc..



DateMore Than 30 Days Ago bot
Marvell Technology, Inc. Next-Gen AI Systems & Infrastructure Research Intern - PhD
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Hyderabad, India
loacation Hyderabad....India

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact We engineer the core technologies behind scalable, high-performance AI systems — redefining system architectures, autonomous self-management, advanced system fabrics, and hardware–software co-design for next-generation AI platforms. What You Can Expect . You will explore one or more of the following areas: AI system-level modeling & simulation   for scale-out platforms Agentic, autonomous, and self-configuring system architectures High-performance networking & transport innovations across AI compute fabrics Memory disaggregation & system-level fabric architectures   for large AI systems Protocol acceleration unit design & architectural modeling You will collaborate with senior architects to prototype ideas, evaluate performance, and shape emerging system designs. What We're Looking For Enrolled in a   PhD   or   MS by Research   program in Computer Science, Computer Engineering, Electrical Engineering, or related fields Strong fundamentals in   computer architecture ,   systems , or   distributed computing Experience in one or more of the following (broad and flexible): System/architecture modeling or analysis Networking, interconnects, or system fabrics AI/ML systems or platforms Hardware–software co-design or   FPGA prototyping Proficiency in   C/C++ ,   Python , or similar languages Ability to generate ideas, run experiments, and communicate results clearly Preferred (Optional) Background Exposure to large-scale computing or cluster systems Experience with simulators, profiling tools, or performance analysis Interest in architectural innovation or next-generation data movement Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SD1

Other Ai Matches

Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Analog Mixed-Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff to Senior Staff Engineer, DFT Applicants are expected to have a solid experience in handling DFT related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
IT Internal Audit Senior Manager Applicants are expected to have a solid experience in handling Job related tasks
Staff DFT Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff to Senior Staff Engineer Design Verification Applicants are expected to have a solid experience in handling Job related tasks
Graduate Research Intern – Signal Integrity & Packaging Design - Masters Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer - Memory Compiler Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer - Senior Principal Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation Engineer Junior/Intern Applicants are expected to have a solid experience in handling Job related tasks
Pricipal System Engineer/PCB Design - CPU/SoC Devices Applicants are expected to have a solid experience in handling Job related tasks
Shanghai_Staff Optical Module Hardware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Principal Applications Engineering - Network Validation Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer SW/FW Engineer Applicants are expected to have a solid experience in handling Job related tasks
Quality Systems Engineer Intern - Bachelors Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Financial Analyst Applicants are expected to have a solid experience in handling Job related tasks
Design Verification/Design Intern - Bachelor's Degree (Fall 2026) Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer- Firmware Development (HDD) Applicants are expected to have a solid experience in handling Job related tasks