PHY Technology Enablement Engineer job opportunity at Intel.



DatePosted 21 Days Ago bot
Intel PHY Technology Enablement Engineer
Experience: 3-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Israel, Haifa, Israel
loacation Israel, Haifa....Israel

Job Details: Job Description:  Enable next‑generation high‑speed I/O technologies by leading PHY and SerDes IP validation and integration for future platforms. This role blends deep technical expertise with cross‑functional collaboration and industry standards engagement. What You’ll Do Lead pre‑silicon validation of high‑speed I/O PHY IPs for next‑generation standards (PCIe Gen7, Ethernet 1.6T, DDR6) Evaluate internal and third‑party PHY IPs against product, system, and roadmap requirements Define IP requirements, drive vendor engagement, and influence IP selection decisions Develop and review PHY integration and architectural guidelines Lead debug and validation of high‑speed I/O test chips, resolving complex signal integrity and implementation issues Qualifications: Bachelor’s degree in Electrical Engineering with 3+ years of relevant experience Strong hands‑on experience in pre‑silicon and post‑silicon electrical validation and debugging Solid understanding of SerDes architectures and high‑speed I/O design principles Proven ability to troubleshoot complex hardware issues Strong communication and collaboration skills Nice to Have Experience with IEEE, PCIe SIG, or LPDDR standards activities Familiarity with emerging interconnect standards (CXL, UALink, PCIe Gen7) Background in post‑FEC analysis and advanced signal integrity            Job Type: Experienced Hire Shift: Shift 1 (Israel) Primary Location:  Israel, Haifa Additional Locations: Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. *

Other Ai Matches

Packaging Module Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Government Business Development Manager Applicants are expected to have a solid experience in handling Job related tasks
Optical Sub-System Architect – Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer – Linux OS Applicants are expected to have a solid experience in handling Job related tasks
Low Level Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Data Science and Analytics Graduate - Intern Applicants are expected to have a solid experience in handling Job related tasks
CPU Pre-Silicon Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Information Security System Officer (ISSO) Applicants are expected to have a solid experience in handling Job related tasks
Atom CPU Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Collateral Device Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Account Sales Manager Applicants are expected to have a solid experience in handling Job related tasks
TCAD Simulation Software and Modeling Engineer Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Manufacturing Engineer (Contract role) Applicants are expected to have a solid experience in handling Job related tasks
IP Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Package Engineering Technician Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Supplier Technology Development Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Undergrad Intern Sales and Marketing Applicants are expected to have a solid experience in handling Job related tasks
Security Architect Applicants are expected to have a solid experience in handling Job related tasks
ML Engineer, Demand and Supply Planning Applicants are expected to have a solid experience in handling Demand and Supply Planning related tasks
Senior Formal Verification Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Qubit Control IC Designer Applicants are expected to have a solid experience in handling Job related tasks