Senior ASIC Physical Design Engineer, Cache Coherent Interconnects job opportunity at NVIDIA.

Home Jobs In United States Of America Tag: Cache Coherent Interconnects Senior ASIC Physical Design Engineer, Cache Coherent Interconnects position at NVIDIA


DatePosted 30+ Days Ago bot
NVIDIA Senior ASIC Physical Design Engineer, Cache Coherent Interconnects
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Cache Coherent Interconnects

Copy Link Report
degreeOND
loacation US, CA, Santa Clara, United States Of America
loacation US, CA, Santa ..........United States Of America

As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last-level caches, working on implementation, synthesis and timing closure while collaborating closely with the logic design team on micro-architecture definition and feasibility. This position offers you the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. What you'll be doing: As a member of our CPU team, you'll be a liaison between Logic design and Physical design teams responsible for achieving timing, area, performance and power goals of the unit. Help define the architecture for next-generation Nvidia coherent interconnects and system-level caches.   What we need to see: Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science or equivalent experience. 5+ years of experience in processor or other related high-performance semiconductor designs. Physical design expertise including hands-on synthesis experience, timing analysis, floor-planning and in-depth knowledge of industry standard physical design tools is required. Physical design expertise in high-frequency interconnect/cache/core design is preferred. Verilog expertise is preferred as is a deep understanding of ASIC design flow including RTL design and verification, DFT, and ECO. Strong communication and interpersonal skills are required along with the ability to work in a dynamic, global team.   NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power-efficient chips in their class? If so, we want to hear from you. #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4. You will also be eligible for equity and benefits . Applications for this job will be accepted at least until January 13, 2026. This posting is for an existing vacancy.  NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Other Ai Matches

Developer Technology Engineer - AI Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer, Doca Networking Applicants are expected to have a solid experience in handling Doca Networking related tasks
System Software Engineer - Data Center Diagnostics Applicants are expected to have a solid experience in handling Job related tasks
ATE Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Verification Engineer - CPU Applicants are expected to have a solid experience in handling Job related tasks
Manager, System Test Engineering Applicants are expected to have a solid experience in handling System Test Engineering related tasks
Lead Post-Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Developer Technology Engineer, High-Performance Databases Applicants are expected to have a solid experience in handling High-Performance Databases related tasks
Operation Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer - HPC Applicants are expected to have a solid experience in handling Job related tasks
Compiler Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer, Hardware Tools and Methodology Development Applicants are expected to have a solid experience in handling Hardware Tools and Methodology Development related tasks
System Architect Applicants are expected to have a solid experience in handling Job related tasks
BSP Linux Embedded Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Supercomputing and Higher Education Account Manager Applicants are expected to have a solid experience in handling Job related tasks
Data Center Engineer, HPC and AI Applicants are expected to have a solid experience in handling HPC and AI related tasks
Client Platform Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Platform Telemetry Engineer Applicants are expected to have a solid experience in handling Job related tasks
DFT Intern - Summer 2026 Applicants are expected to have a solid experience in handling Job related tasks
Test Development Engineer - Data Center System Software Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior HPC DevOps Engineer Applicants are expected to have a solid experience in handling Job related tasks
Venture Associate MBA Intern - Summer 2026 Applicants are expected to have a solid experience in handling Job related tasks
Senior Technical Marketing Engineer - Data Center Scale Out Applicants are expected to have a solid experience in handling Job related tasks