Staff Engineer, Design Enablement job opportunity at Renesas Electronics.

Home Jobs In India Tag: Design Enablement Staff Engineer, Design Enablement position at Renesas Electronics


Date2026-03-16T15:02:00.533Z bot
Renesas Electronics Staff Engineer, Design Enablement
Experience: Highly Experienced
Pattern: Full-time
Country:
apply Apply Now
Salary:
Status:

Design Enablement

Copy Link Report
degreeGeneral
loacation Hyderabad, India
loacation Hyderabad....India
Auto GPT Summarize Enabled
Job DescriptionWe are looking for a highly skilled & experienced PD expert to join our Advanced SOCs and MCUs Flows & Methodologies team. The candidate must be experienced, hands-on and have robust understanding of physical design including Floorplan, Power-plan, Place & Route, UPF, CTS. This role requires strong analytical skills, attention to detail, and the ability to work collaboratively with cross-functional teams. Proficiency in relevant EDA tools and a solid understanding of digital design principles are essential for success in these positionsScope of Responsibilities: As part of the Design Enablement team of the organization, you need to work closely with cross functional teams to develop and define Physical Design methodology to meet advanced SOCs and MCUs and IP level objectives on all geometry nodes (3/5/16/22nm)Your scope of work will cover tools and flows definition, requirement management for Place & Route, UPF, Formal Verification, Floorplan & Power-PlanYou will work with EDA Vendors to proactively review latest tools and flows offerings in Physical Implementation domains. Evaluate latest offerings and benchmark with organization used tools, flows, and methodologies.Work with EDA Vendors to review and resolve blocking issuesYou will be an actor of change for deploying new tools & methodologies across the organizationSpecific skills & knowledge :6-10 years of hands-on experience in Physical Design : UPF, Formal & Physical verification, floorplan, power-plan, Place & RouteProven experience in delivering physical implementation closure methodology ensuring timing & physical convergenceExperience in Synopys & Cadence tool sets (Fusion Compiler, Innovus) , low geometry node issues, working with EDA team in reviewing & resolving blocking issues in projectExperience in customizing flows & methodology to meet low power & area objectives of SoCs/MCUsStrong scripting skills for Automation and Flow development using PERL/TCL/Python. Can – do attitude, openness to new environment, people and culture   Strong communication skills (written and verbal), problem solving, attention to detail, commitment to task, and quality focusAbility to work independently and as part of a team

Other Ai Matches

Principal HRBP - Power Applicants are expected to have a solid experience in handling Job related tasks
Sr Staff SoC Application Engineering (Android SWシステムサポート) Applicants are expected to have a solid experience in handling Job related tasks
Intern, Sales Operation Analyst (Q3 2026 Intake – 6-Month Internship) Applicants are expected to have a solid experience in handling Sales Operation Analyst (Q3 2026 Intake – 6-Month Internship) related tasks
内部監査／J-SOX 評価担当 Applicants are expected to have a solid experience in handling Job related tasks