Technologist , ASIC Development Engineering (Emulation Engineer,DFT ,UPF, Zebu or Palladium, Methodology) job opportunity at SanDisk.

Home Jobs In India Tag: ASIC Development Engineering (Emulation Engineer, DFT , UPF, Zebu or Palladium, Methodology) Technologist , ASIC Development Engineering (Emulation Engineer,DFT ,UPF, Zebu or Palladium, Methodology) position at SanDisk


Date2026-04-28T11:20:16.733Z bot
SanDisk Technologist , ASIC Development Engineering (Emulation Engineer,DFT ,UPF, Zebu or Palladium, Methodology)
Experience: General
Pattern: Full-time
Country:
apply Apply Now
Salary:
Status:

ASIC Development Engineering (Emulation Engineer, DFT , UPF, Zebu or Palladium, Methodology)

Copy Link Report
degreeGeneral
loacation Bengaluru, Karnataka, India
loacation Bengaluru, Kar..........India
Auto GPT Summarize Enabled
Job Description The ASIC emulation team is seeking highly motivated engineer to join a team of experienced engineers working on the development of advanced controller SoCs.As a Technologist Emulation Engineer in the ASIC Emulation team, you will be responsible for enabling new emulation & verification technology for the larger ASIC team.  This includes traditional verification technology that is now being accelerated by GenAI and accelerating verification of DFT and UPF with emulation.  This unique position requires a mix of verification and emulation skills. The growing diversity of data creates an exponential number of new possibilities – for the world, our company, and you. You’ll be part of a team driving the innovations necessary to outpace new demands and challenges everywhere data lives, from sensors to mobile devices to the cloud. We’ve only started to scratch the surface of what data can do. You can help unlock its full potential.Providing technical leadership and expertise to define requirements for Emulation and Emulation IP development.Partnering with ASIC engineers to deploy new technologies like emulation acceleration, advanced verification environment configuration and management, and AI technology for verification and emulation.Bridging and closing gaps between the available or required Emulation IP feature set and the Design IP verification for DFT and UPF emulation acceleration.Collaborating cross-functionally to optimize verification and emulation workflows and standardize methodologies.Work with extended teams to debug environment and drive cross-functional testing (Firmware, Software, Verification and Design)Triage failures with design, verification, firmware, software teamsMentoring and guiding junior engineers, fostering a culture of collaboration, innovation and continuous improvement.

Other Ai Matches

Principal Engineer, Firmware Engineering Applicants are expected to have a solid experience in handling Firmware Engineering related tasks
Technologist, System Product Engineer Applicants are expected to have a solid experience in handling System Product Engineer related tasks
Technologist Engineer, ASIC Development Engineering (ASIC Verification) Applicants are expected to have a solid experience in handling ASIC Development Engineering (ASIC Verification) related tasks
[FRESH GRAD ONLY - SEPT 2026 INTAKE] Engineer, Automation Development Engineering Applicants are expected to have a solid experience in handling Automation Development Engineering related tasks