Reliability & Radiation Architecture Engineer job opportunity at Altera Corporation.



DateMore Than 30 Days Ago bot
Altera Corporation Reliability & Radiation Architecture Engineer
Experience: 5-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation San Jose, California, United States, United States Of America
loacation San Jose, Cali..........United States Of America
Auto GPT Summarize Enabled

Job Details: Job Description: About Altera   Altera is a global leader in programmable logic solutions, delivering cutting-edge FPGA, SoC FPGA, and software technologies that enable innovation across data centers, communications, automotive, aerospace & defense, and industrial markets. Our engineers tackle some of the most complex design challenges in the semiconductor industry, working at advanced technology nodes to build high-performance, power-efficient solutions used by customers worldwide.    About The Role   Altera is seeking a Reliability & Radiation Architecture Engineer to join the Silicon Architecture organization and contribute to the development of reliability and radiation tolerance strategies for next-generation FPGA platforms.  Within the Silicon Architecture group, a dedicated team focuses on device reliability, radiation effects, and system resilience. This role contributes to the analysis and development of architectural mechanisms that enable robust operation of FPGA platforms in demanding environments, including mission-critical and high-reliability applications.  The position involves studying radiation effects in programmable logic devices, analyzing test data, and evaluating mitigation approaches across programmable fabric, configuration memory, embedded memory blocks, and platform subsystems.  You will collaborate closely with silicon architecture, circuit design, validation, software, and firmware teams to ensure reliability considerations are incorporated into device architecture and platform capabilities.    Responsibilities   Analyze radiation effects in FPGA devices including SEU, SET, SEL, and TID  Evaluate architectural mitigation techniques including configuration scrubbing, ECC protection, redundancy, and fault detection and recovery mechanisms  Analyze radiation test data from heavy-ion, proton, and neutron experiments and derive reliability metrics  Develop reliability models including cross-section analysis, FIT estimation, and mission reliability projections  Study susceptibility of FPGA subsystems such as programmable logic fabric, configuration memory, embedded memories, and platform infrastructure  Collaborate with silicon architecture, circuit design, validation, software, and firmware teams to incorporate reliability considerations into device and platform architecture  Support execution of radiation characterization campaigns  Salary Range    The pay range below is for Bay Area California only. Actual salary may vary based on   a number of   factors including job location, job-related knowledge, skills, experiences,   trainings , etc. We also offer incentive opportunities that reward employees based on individual and company performance.      $113,700 - $164,000 ​ USD     We use artificial intelligence to screen, assess, or select applicants for the position.   Applicants must be eligible for any required U.S. export authorizations .   Qualifications: Minimum Qualifications: Bachelor’s or Master’s in Electrical Engineering, Computer Engineering, or a related field and 5+ years of experience in one or more of the following areas:  Experience with FPGA architecture, digital design, or reliability analysis.  Understanding of radiation effects in semiconductor devices such as SEU, SET, SEL, and TID.  Knowledge of FPGA architectures including programmable logic fabrics, configuration memory, and embedded memories.  Familiarity with fault tolerance techniques such as ECC, redundancy, and scrubbing.  Experience analyzing experimental data or performing reliability modeling.  Experience working with hardware design methodologies including RTL design, simulation, and verification.  Ability to collaborate with cross-functional engineering teams.  Preferred Qualifications: PhD in Electrical Engineering, Computer Engineering, or a related field  Experience with radiation testing methodologies including heavy-ion, proton, or neutron testing  Experience developing or analyzing high-reliability FPGA designs  Experience implementing fault-tolerant techniques such as Triple Modular Redundancy (TMR) in FPGA systems  Experience with aerospace or mission-critical FPGA applications  Experience modeling system-level reliability or architectural vulnerability  Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks
Oracle EPM Architect / Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Salesforce Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation and Tool Development Engineer Applicants are expected to have a solid experience in handling Job related tasks