EDA- CAD Engineer job opportunity at Western Digital.

Home Jobs In United States Tag: Job EDA- CAD Engineer position at Western Digital


Date2026-05-07T19:04:46.387Z bot
Western Digital EDA- CAD Engineer
Experience: General
Pattern: Full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeGeneral
loacation San Jose, California, United States
loacation San Jose, Cali..........United States
Auto GPT Summarize Enabled
Job DescriptionJob DescriptionThe job opening is for a full-time Electronic Design Automation (EDA) CAD Engineer in the Design Group in Western Digital's research department. The role will be a part of a multi-functional team whose aim is to develop and eventually commercialize Western Digital's strategic radiation hardened memory technology.  The responsibilities for the role will includeFlow & Methodology Development: Design, implement, and maintain robust CAD flows and methodologies for analog and mixed-signal IC design (spanning simulation, physical design, verification and familiarity with RTL/synthesis).Running and Debugging Physical Verification flows including DRC, LVS, ERC and Antenna ChecksAutomation & Scripting: Develop custom scripts and internal utilities to automate repetitive design tasks, improve tool interoperability, and maximize engineering efficiency.Tool Integration & Support: Install, configure, and integrate industry-standard EDA tools (Cadence, Synopsys, Siemens/Mentor Graphics) into our infrastructure. Provide technical support to the design teams.Performance Optimization: Monitor and optimize compute resource utilization, license usage, and disk space. Troubleshoot design flow bottlenecks, license issues, and tool crashes.Vendor Management: Act as the primary technical liaison with EDA tool vendors to resolve software bugs, evaluate new features, and manage license compliance.Environment Management: Maintain design data management (revision control) systems and ensure clean, reproducible workspace environmentsCoordination of a Split-Fab Design environment for WD PDKs (for Memory Array Layers) and a CMOS Foundry PDK (for Operational Circuitry)Development of EDA Tool Design Rules for WD’s Memory Array LayersDefining and executing the split-fab tape out flow

Other Ai Matches

(NEW GRAD ONLY) Engineer, Software Development Engineering Applicants are expected to have a solid experience in handling Software Development Engineering related tasks
Senior Engineer, Equipment Engineering Applicants are expected to have a solid experience in handling Equipment Engineering related tasks
Senior Engineer, Test Engineering Applicants are expected to have a solid experience in handling Test Engineering related tasks
Media Sputter process Engineer Applicants are expected to have a solid experience in handling Job related tasks